VLSI Implementation of Delayed LMS Adaptive Filter with Efficient Area-Power-Delay
Muthulakshmi.G, und Revathi.S. International Journal of Innovative Science and Modern Engineering (IJISME), 2 (2):
10-13(Januar 2014)
Zusammenfassung
In this paper, we present an efficient architecture for the implementation of a delayed least mean square Adaptive filter. For achieving lower adaptation-delay and area-delay-power, we use a novel partial product generator and propose an optimized balanced pipelining across the time-consuming combinational blocks of the structure. From synthesis results, we find that the proposed design with less area-delay product (ADP) and less energy-delay product (EDP) than the best of the existing systolic structures, for various filter lengths. We propose an efficient fixed-point implementation scheme in the proposed architecture. We present here the optimization of design to reduce the number of pipeline delays along with the area, sampling period, and energy consumption. The proposed design is found to be more efficient in terms of the power-delay product (PDP) and energy-delay product (EDP) compared to the existing structures.
%0 Journal Article
%1 noauthororeditor
%A Muthulakshmi.G,
%A Revathi.S,
%D 2014
%E Kumar, Dr. Shiv
%J International Journal of Innovative Science and Modern Engineering (IJISME)
%K (LMS) Adaptive Adder algorithms. arithmetic filters fixed-point least mean optimization square tree
%N 2
%P 10-13
%T VLSI Implementation of Delayed LMS Adaptive Filter with Efficient Area-Power-Delay
%U https://www.ijisme.org/wp-content/uploads/papers/v2i2/B0567012214.pdf
%V 2
%X In this paper, we present an efficient architecture for the implementation of a delayed least mean square Adaptive filter. For achieving lower adaptation-delay and area-delay-power, we use a novel partial product generator and propose an optimized balanced pipelining across the time-consuming combinational blocks of the structure. From synthesis results, we find that the proposed design with less area-delay product (ADP) and less energy-delay product (EDP) than the best of the existing systolic structures, for various filter lengths. We propose an efficient fixed-point implementation scheme in the proposed architecture. We present here the optimization of design to reduce the number of pipeline delays along with the area, sampling period, and energy consumption. The proposed design is found to be more efficient in terms of the power-delay product (PDP) and energy-delay product (EDP) compared to the existing structures.
@article{noauthororeditor,
abstract = {In this paper, we present an efficient architecture for the implementation of a delayed least mean square Adaptive filter. For achieving lower adaptation-delay and area-delay-power, we use a novel partial product generator and propose an optimized balanced pipelining across the time-consuming combinational blocks of the structure. From synthesis results, we find that the proposed design with less area-delay product (ADP) and less energy-delay product (EDP) than the best of the existing systolic structures, for various filter lengths. We propose an efficient fixed-point implementation scheme in the proposed architecture. We present here the optimization of design to reduce the number of pipeline delays along with the area, sampling period, and energy consumption. The proposed design is found to be more efficient in terms of the power-delay product (PDP) and energy-delay product (EDP) compared to the existing structures.},
added-at = {2021-09-21T11:48:23.000+0200},
author = {Muthulakshmi.G and Revathi.S},
biburl = {https://www.bibsonomy.org/bibtex/2d33e322553ca5847757a514a4d134d08/ijisme_beiesp},
editor = {Kumar, Dr. Shiv},
interhash = {a502504a0938f419f191f00913d8f743},
intrahash = {d33e322553ca5847757a514a4d134d08},
issn = {2319-6386},
journal = {International Journal of Innovative Science and Modern Engineering (IJISME)},
keywords = {(LMS) Adaptive Adder algorithms. arithmetic filters fixed-point least mean optimization square tree},
language = {En},
month = {January},
number = 2,
pages = {10-13},
timestamp = {2021-09-21T11:48:23.000+0200},
title = {VLSI Implementation of Delayed LMS Adaptive Filter with Efficient Area-Power-Delay},
url = {https://www.ijisme.org/wp-content/uploads/papers/v2i2/B0567012214.pdf},
volume = 2,
year = 2014
}