Inproceedings,

Custom VLSI design of efficient low latency and low power finite field multiplier for Reed-Solomon codec.

, and .
ISCAS (4), page 574-577. IEEE, (2001)

Meta data

Tags

Users

  • @dblp

Comments and Reviews