Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Journal Article
%1 journals/jssc/KarlGCMNNKKWBZ16
%A Karl, Eric
%A Guo, Zheng
%A Conary, James W.
%A Miller, Jeffrey L.
%A Ng, Yong-Gee
%A Nalam, Satyanand
%A Kim, Daeyeon
%A Keane, John
%A Wang, Xiaofei
%A Bhattacharya, Uddalak
%A Zhang, Kevin
%D 2016
%J IEEE J. Solid State Circuits
%K dblp
%N 1
%P 222-229
%T A 0.6 V, 1.5 GHz 84 Mb SRAM in 14 nm FinFET CMOS Technology With Capacitive Charge-Sharing Write Assist Circuitry.
%U http://dblp.uni-trier.de/db/journals/jssc/jssc51.html#KarlGCMNNKKWBZ16
%V 51
@article{journals/jssc/KarlGCMNNKKWBZ16,
added-at = {2020-08-30T00:00:00.000+0200},
author = {Karl, Eric and Guo, Zheng and Conary, James W. and Miller, Jeffrey L. and Ng, Yong-Gee and Nalam, Satyanand and Kim, Daeyeon and Keane, John and Wang, Xiaofei and Bhattacharya, Uddalak and Zhang, Kevin},
biburl = {https://www.bibsonomy.org/bibtex/25d279b7bc3169d1f5b914afbb53f5a62/dblp},
ee = {https://doi.org/10.1109/JSSC.2015.2461592},
interhash = {21157eaf481b801d661e00f5d68f86e2},
intrahash = {5d279b7bc3169d1f5b914afbb53f5a62},
journal = {IEEE J. Solid State Circuits},
keywords = {dblp},
number = 1,
pages = {222-229},
timestamp = {2020-08-31T11:42:23.000+0200},
title = {A 0.6 V, 1.5 GHz 84 Mb SRAM in 14 nm FinFET CMOS Technology With Capacitive Charge-Sharing Write Assist Circuitry.},
url = {http://dblp.uni-trier.de/db/journals/jssc/jssc51.html#KarlGCMNNKKWBZ16},
volume = 51,
year = 2016
}