@dblp

Synthesis of asynchronous control circuits with automatically generated relative timing assumptions.

, , , and . ICCAD, page 324-331. IEEE Computer Society, (1999)

Links and resources

Tags