@dblp

Wrapper-based bus implementation techniques for performance improvement and cost reduction.

, , and . IEEE J. Solid State Circuits, 39 (5): 804-817 (2004)

Links and resources

Tags