Meta data
- BibTeX key
- conf/iccchina/WeiHCDTY18
- entry type
- inproceedings
- booktitle
- ICCC
- year
- 2018
- pages
- 734-735
- publisher
- IEEE
- crossref
- conf/iccchina/2018
- ee
- https://doi.org/10.1109/ICCChina.2018.8641256
- url
- http://dblp.uni-trier.de/db/conf/iccchina/iccchina2018.html#WeiHCDTY18
Tags
Users
Comments and Reviewsshow / hide
Cite this publication
More citation styles
- please select -%0 Conference Paper
%1 conf/iccchina/WeiHCDTY18
%A Wei, Guangju
%A Hou, Yanzhao
%A Cui, Qimei
%A Deng, Gang
%A Tao, Xiaofeng
%A Yao, Yuan
%B ICCC
%D 2018
%I IEEE
%K dblp
%P 734-735
%T YOLO Acceleration using FPGA Architecture.
%U http://dblp.uni-trier.de/db/conf/iccchina/iccchina2018.html#WeiHCDTY18
@inproceedings{conf/iccchina/WeiHCDTY18,
added-at = {2019-04-03T00:00:00.000+0200},
author = {Wei, Guangju and Hou, Yanzhao and Cui, Qimei and Deng, Gang and Tao, Xiaofeng and Yao, Yuan},
biburl = {https://www.bibsonomy.org/bibtex/2c31162aa11b514d15de84a34deb4870e/dblp},
booktitle = {ICCC},
crossref = {conf/iccchina/2018},
ee = {https://doi.org/10.1109/ICCChina.2018.8641256},
interhash = {7da4cca4dc4dacc648ea22280346c422},
intrahash = {c31162aa11b514d15de84a34deb4870e},
keywords = {dblp},
pages = {734-735},
publisher = {IEEE},
timestamp = {2019-10-17T23:38:50.000+0200},
title = {YOLO Acceleration using FPGA Architecture.},
url = {http://dblp.uni-trier.de/db/conf/iccchina/iccchina2018.html#WeiHCDTY18},
year = 2018
}