Bitte melden Sie sich an um selbst Rezensionen oder Kommentare zu erstellen.
Zitieren Sie diese Publikation
Mehr Zitationsstile
- bitte auswählen -
%0 Journal Article
%1 journals/tvlsi/ChenCLCELXGNDAT22
%A Chen, Rongmei
%A Chen, Lin
%A Liang, Jie
%A Cheng, Yuanqing
%A Elloumi, Souhir
%A Lee, Jaehyun
%A Xu, Kangwei
%A Georgiev, Vihar P.
%A Ni, Kai
%A Debacker, Peter
%A Asenov, Asen
%A Todri-Sanial, Aida
%D 2022
%J IEEE Trans. Very Large Scale Integr. Syst.
%K dblp
%N 4
%P 432-439
%T Carbon Nanotube SRAM in 5-nm Technology Node Design, Optimization, and Performance Evaluation - Part I: CNFET Transistor Optimization.
%U http://dblp.uni-trier.de/db/journals/tvlsi/tvlsi30.html#ChenCLCELXGNDAT22
%V 30
@article{journals/tvlsi/ChenCLCELXGNDAT22,
added-at = {2022-10-02T00:00:00.000+0200},
author = {Chen, Rongmei and Chen, Lin and Liang, Jie and Cheng, Yuanqing and Elloumi, Souhir and Lee, Jaehyun and Xu, Kangwei and Georgiev, Vihar P. and Ni, Kai and Debacker, Peter and Asenov, Asen and Todri-Sanial, Aida},
biburl = {https://www.bibsonomy.org/bibtex/23bf196c54c4e9f9d85ec99b2a2d1bd67/dblp},
ee = {https://doi.org/10.1109/TVLSI.2022.3146125},
interhash = {aaa12d7ebead4af9b20f27d856d1073a},
intrahash = {3bf196c54c4e9f9d85ec99b2a2d1bd67},
journal = {IEEE Trans. Very Large Scale Integr. Syst.},
keywords = {dblp},
number = 4,
pages = {432-439},
timestamp = {2024-04-08T14:31:34.000+0200},
title = {Carbon Nanotube SRAM in 5-nm Technology Node Design, Optimization, and Performance Evaluation - Part I: CNFET Transistor Optimization.},
url = {http://dblp.uni-trier.de/db/journals/tvlsi/tvlsi30.html#ChenCLCELXGNDAT22},
volume = 30,
year = 2022
}