Article,

A 9-Bit 500-ms/s 4-Stage Pipelined SAR ADC With Wide Input Common-Mode Range Using Replica-Biased Dynamic Residue Amplifiers.

, , and .
IEEE Access, (2023)

Meta data

Tags

Users

  • @dblp

Comments and Reviews