Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Conference Paper
%1 conf/parco/Perez-RamasAPMMH05
%A Pérez-Ramas, J. B.
%A Atienza, David
%A Quirós, Miguel Peón
%A Magan, Ivan
%A Mendias, Jose Manuel
%A Hermida, Román
%B PARCO
%D 2005
%E Joubert, Gerhard R.
%E Nagel, Wolfgang E.
%E Peters, Frans J.
%E Plata, Oscar G.
%E Tirado, P.
%E Zapata, Emilio L.
%I Central Institute for Applied Mathematics, Jülich, Germany
%K dblp
%P 769-776
%T Versatile FPGA-Based Functional Validation Framework for Networks-on-Chip Interconnections Designs.
%U http://dblp.uni-trier.de/db/conf/parco/parco2005.html#Perez-RamasAPMMH05
%V 33
%@ 3-00-017352-8
@inproceedings{conf/parco/Perez-RamasAPMMH05,
added-at = {2009-12-07T00:00:00.000+0100},
author = {Pérez-Ramas, J. B. and Atienza, David and Quirós, Miguel Peón and Magan, Ivan and Mendias, Jose Manuel and Hermida, Román},
biburl = {https://www.bibsonomy.org/bibtex/215e1182ba4c92534e7058dd3ec928147/dblp},
booktitle = {PARCO},
crossref = {conf/parco/2005},
date = {2009-12-07},
description = {dblp},
editor = {Joubert, Gerhard R. and Nagel, Wolfgang E. and Peters, Frans J. and Plata, Oscar G. and Tirado, P. and Zapata, Emilio L.},
interhash = {d7d9dc5edb7ead086ac7b57ca3ad0975},
intrahash = {15e1182ba4c92534e7058dd3ec928147},
isbn = {3-00-017352-8},
keywords = {dblp},
pages = {769-776},
publisher = {Central Institute for Applied Mathematics, Jülich, Germany},
series = {John von Neumann Institute for Computing Series},
timestamp = {2009-12-08T11:36:12.000+0100},
title = {Versatile FPGA-Based Functional Validation Framework for Networks-on-Chip Interconnections Designs.},
url = {http://dblp.uni-trier.de/db/conf/parco/parco2005.html#Perez-RamasAPMMH05},
volume = 33,
year = 2005
}