UTTB FDSOI Back-Gate Biasing for Low Power and High-Speed Chip Design.
W. Dghais, and J. Rodriguez. WICON, volume 146 of Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering, page 113-121. Springer, (2014)
Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Conference Paper
%1 conf/wicon/DghaisR14
%A Dghais, Wael
%A Rodriguez, Jonathan
%B WICON
%D 2014
%E Mumtaz, Shahid
%E Rodriguez, Jonathan
%E Katz, Marcos
%E Wang, Chonggang
%E Nascimento, Alberto
%I Springer
%K dblp
%P 113-121
%T UTTB FDSOI Back-Gate Biasing for Low Power and High-Speed Chip Design.
%U http://dblp.uni-trier.de/db/conf/wicon/wicon2014.html#DghaisR14
%V 146
%@ 978-3-319-18801-0
@inproceedings{conf/wicon/DghaisR14,
added-at = {2018-10-24T00:00:00.000+0200},
author = {Dghais, Wael and Rodriguez, Jonathan},
biburl = {https://www.bibsonomy.org/bibtex/2933befaf017d14aceb3b850f78393ea7/dblp},
booktitle = {WICON},
crossref = {conf/wicon/2014},
editor = {Mumtaz, Shahid and Rodriguez, Jonathan and Katz, Marcos and Wang, Chonggang and Nascimento, Alberto},
ee = {https://doi.org/10.1007/978-3-319-18802-7_16},
interhash = {f37ed01cf22ffa52b6a48825856fb589},
intrahash = {933befaf017d14aceb3b850f78393ea7},
isbn = {978-3-319-18801-0},
keywords = {dblp},
pages = {113-121},
publisher = {Springer},
series = {Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering},
timestamp = {2018-10-25T11:39:15.000+0200},
title = {UTTB FDSOI Back-Gate Biasing for Low Power and High-Speed Chip Design.},
url = {http://dblp.uni-trier.de/db/conf/wicon/wicon2014.html#DghaisR14},
volume = 146,
year = 2014
}
