@dblp

Optimal multi-row detailed placement for yield and model-hardware correlation improvements in sub-10nm VLSI.

, , , , , and . ICCAD, page 667-674. IEEE, (2017)

Links and resources

Tags