Inproceedings,
FPGA power reduction by guarded evaluation.
J. Anderson, and C. Ravishankar.FPGA, page 157-166. ACM, (2010)
Meta data
- BibTeX key
- conf/fpga/AndersonR10
- entry type
- inproceedings
- booktitle
- FPGA
- year
- 2010
- pages
- 157-166
- publisher
- ACM
- crossref
- conf/fpga/2010
- ee
- https://doi.org/10.1145/1723112.1723141
- isbn
- 978-1-60558-911-4
- url
- http://dblp.uni-trier.de/db/conf/fpga/fpga2010.html#AndersonR10
Tags
Users
Comments and Reviewsshow / hide
Cite this publication
More citation styles
- please select -%0 Conference Paper
%1 conf/fpga/AndersonR10
%A Anderson, Jason Helge
%A Ravishankar, Chirag
%B FPGA
%D 2010
%E Cheung, Peter Y. K.
%E Wawrzynek, John
%I ACM
%K dblp
%P 157-166
%T FPGA power reduction by guarded evaluation.
%U http://dblp.uni-trier.de/db/conf/fpga/fpga2010.html#AndersonR10
%@ 978-1-60558-911-4
@inproceedings{conf/fpga/AndersonR10,
added-at = {2018-11-06T00:00:00.000+0100},
author = {Anderson, Jason Helge and Ravishankar, Chirag},
biburl = {https://www.bibsonomy.org/bibtex/274e75f7514756fed47e9af0178eb4fb3/dblp},
booktitle = {FPGA},
crossref = {conf/fpga/2010},
editor = {Cheung, Peter Y. K. and Wawrzynek, John},
ee = {https://doi.org/10.1145/1723112.1723141},
interhash = {07a20d529dc98f35a764fd7ccc42832c},
intrahash = {74e75f7514756fed47e9af0178eb4fb3},
isbn = {978-1-60558-911-4},
keywords = {dblp},
pages = {157-166},
publisher = {ACM},
timestamp = {2018-11-07T12:47:46.000+0100},
title = {FPGA power reduction by guarded evaluation.},
url = {http://dblp.uni-trier.de/db/conf/fpga/fpga2010.html#AndersonR10},
year = 2010
}