Article,

Novel Low Cost, Double-and-Triple-Node-Upset-Tolerant Latch Designs for Nano-scale CMOS.

, , , , , , , and .
IEEE Trans. Emerg. Top. Comput., 9 (1): 520-533 (2021)

Meta data

Tags

Users

  • @dblp

Comments and Reviews