Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Conference Paper
%1 conf/fpga/ProvelengiosRPE19
%A Provelengios, George
%A Ramesh, Chethan
%A Patil, Shivukumar B.
%A Eguro, Ken
%A Tessier, Russell
%A Holcomb, Daniel E.
%B FPGA
%D 2019
%E Bazargan, Kia
%E Neuendorffer, Stephen
%I ACM
%K dblp
%P 292-297
%T Characterization of Long Wire Data Leakage in Deep Submicron FPGAs.
%U http://dblp.uni-trier.de/db/conf/fpga/fpga2019.html#ProvelengiosRPE19
%@ 978-1-4503-6137-8
@inproceedings{conf/fpga/ProvelengiosRPE19,
added-at = {2020-08-07T00:00:00.000+0200},
author = {Provelengios, George and Ramesh, Chethan and Patil, Shivukumar B. and Eguro, Ken and Tessier, Russell and Holcomb, Daniel E.},
biburl = {https://www.bibsonomy.org/bibtex/2652723087f2e4ceb86bb4766e3aa2fc6/dblp},
booktitle = {FPGA},
crossref = {conf/fpga/2019},
editor = {Bazargan, Kia and Neuendorffer, Stephen},
ee = {https://doi.org/10.1145/3289602.3293923},
interhash = {1626def90a73c28b50535d1f0b36d237},
intrahash = {652723087f2e4ceb86bb4766e3aa2fc6},
isbn = {978-1-4503-6137-8},
keywords = {dblp},
pages = {292-297},
publisher = {ACM},
timestamp = {2020-08-08T11:46:09.000+0200},
title = {Characterization of Long Wire Data Leakage in Deep Submicron FPGAs.},
url = {http://dblp.uni-trier.de/db/conf/fpga/fpga2019.html#ProvelengiosRPE19},
year = 2019
}