Article,

Scalable FPGA/ASIC Implementation Architecture for Parallel Table-Lookup-Coding Using Multi-Ported Content Addressable Memory.

, , , , and .
IEICE Trans. Inf. Syst., 90-D (1): 346-354 (2007)

Meta data

Tags

Users

  • @dblp

Comments and Reviews