Article,
A 4.13-GHz UHS Pseudo Two-Port SRAM With BL Charge Time Reduction and Flying Word-Line for HPC Applications in 4-nm FinFET Technology.
J. Kim, B. Yook, Y. Lee, T. Choi, K. Choi, C. Lee, J. Lee, H. Kim, S. Yun, C. Do, M. Kwak, M. Kim, Y. Li, H. Tang, J. Kim, I. Lee, D. Seo, and S. Baeck.IEEE J. Solid State Circuits, 59 (4): 1216-1224 (April 2024)
Meta data
- BibTeX key
- journals/jssc/KimYLCCLLKYDKKLTKLSB24
- entry type
- article
- year
- 2024
- month
- April
- journal
- IEEE J. Solid State Circuits
- number
- 4
- pages
- 1216-1224
- volume
- 59
- ee
- https://doi.org/10.1109/JSSC.2024.3355948
- url
- http://dblp.uni-trier.de/db/journals/jssc/jssc59.html#KimYLCCLLKYDKKLTKLSB24
Tags
Users
Comments and Reviewsshow / hide
Cite this publication
More citation styles
- please select -%0 Journal Article
%1 journals/jssc/KimYLCCLLKYDKKLTKLSB24
%A Kim, Jeongkyun
%A Yook, Byungho
%A Lee, Youngo
%A Choi, Taemin
%A Choi, Kyuwon
%A Lee, Chanho
%A Lee, Juchang
%A Kim, Hyeongcheol
%A Yun, Seok
%A Do, Changhoon
%A Kwak, Minwoo
%A Kim, Mijoung
%A Li, Yunrong
%A Tang, Hoyoung
%A Kim, Jaeyoung
%A Lee, Inhak
%A Seo, Dongwook
%A Baeck, Sangyeop
%D 2024
%J IEEE J. Solid State Circuits
%K dblp
%N 4
%P 1216-1224
%T A 4.13-GHz UHS Pseudo Two-Port SRAM With BL Charge Time Reduction and Flying Word-Line for HPC Applications in 4-nm FinFET Technology.
%U http://dblp.uni-trier.de/db/journals/jssc/jssc59.html#KimYLCCLLKYDKKLTKLSB24
%V 59
@article{journals/jssc/KimYLCCLLKYDKKLTKLSB24,
added-at = {2024-04-15T00:00:00.000+0200},
author = {Kim, Jeongkyun and Yook, Byungho and Lee, Youngo and Choi, Taemin and Choi, Kyuwon and Lee, Chanho and Lee, Juchang and Kim, Hyeongcheol and Yun, Seok and Do, Changhoon and Kwak, Minwoo and Kim, Mijoung and Li, Yunrong and Tang, Hoyoung and Kim, Jaeyoung and Lee, Inhak and Seo, Dongwook and Baeck, Sangyeop},
biburl = {https://www.bibsonomy.org/bibtex/221645a97c233c6249bd71d84cb591855/dblp},
ee = {https://doi.org/10.1109/JSSC.2024.3355948},
interhash = {3931206f29518c2c6ac125cf40389c60},
intrahash = {21645a97c233c6249bd71d84cb591855},
journal = {IEEE J. Solid State Circuits},
keywords = {dblp},
month = {April},
number = 4,
pages = {1216-1224},
timestamp = {2024-04-22T07:02:30.000+0200},
title = {A 4.13-GHz UHS Pseudo Two-Port SRAM With BL Charge Time Reduction and Flying Word-Line for HPC Applications in 4-nm FinFET Technology.},
url = {http://dblp.uni-trier.de/db/journals/jssc/jssc59.html#KimYLCCLLKYDKKLTKLSB24},
volume = 59,
year = 2024
}