Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Conference Paper
%1 conf/norchip/SchrapeBSBK18
%A Schrape, Oliver
%A Balashov, Alexey
%A Simevski, Aleksandar
%A Benito, Carlos
%A Krstic, Milos
%B NORCAS
%D 2018
%E Nurmi, Jari
%E Ellervee, Peeter
%E Mihhailov, Juri
%E Jenihhin, Maksim
%E Tammemäe, Kalle
%I IEEE
%K dblp
%P 1-4
%T Master-Clone Placement with Individual Clock Tree Implementation - a Case on Physical Chip Design.
%U http://dblp.uni-trier.de/db/conf/norchip/norcas2018.html#SchrapeBSBK18
%@ 978-1-5386-7656-1
@inproceedings{conf/norchip/SchrapeBSBK18,
added-at = {2024-02-05T00:00:00.000+0100},
author = {Schrape, Oliver and Balashov, Alexey and Simevski, Aleksandar and Benito, Carlos and Krstic, Milos},
biburl = {https://www.bibsonomy.org/bibtex/2870761b32e352abd567d3c6454536e35/dblp},
booktitle = {NORCAS},
crossref = {conf/norchip/2018},
editor = {Nurmi, Jari and Ellervee, Peeter and Mihhailov, Juri and Jenihhin, Maksim and Tammemäe, Kalle},
ee = {https://doi.org/10.1109/NORCHIP.2018.8573453},
interhash = {3fe1de01ab9796f3ec851b2978ec6373},
intrahash = {870761b32e352abd567d3c6454536e35},
isbn = {978-1-5386-7656-1},
keywords = {dblp},
pages = {1-4},
publisher = {IEEE},
timestamp = {2024-04-10T14:34:43.000+0200},
title = {Master-Clone Placement with Individual Clock Tree Implementation - a Case on Physical Chip Design.},
url = {http://dblp.uni-trier.de/db/conf/norchip/norcas2018.html#SchrapeBSBK18},
year = 2018
}