@dblp

Worst case clock skew under power supply variations.

, , , , , , and . Timing Issues in the Specification and Synthesis of Digital Systems, page 22-28. ACM, (2002)

Links and resources

Tags