Article,

A Fixed Latency ORBGRAND Decoder Architecture With LUT-Aided Error-Pattern Scheduling.

.
IEEE Trans. Circuits Syst. I Regul. Pap., 69 (5): 2203-2211 (2022)

Meta data

Tags

Users

  • @dblp

Comments and Reviews