Inproceedings,

A 8×5 Gb/s source-synchronous receiver with clock generator phase error correction.

, , and .
CICC, page 459-462. IEEE, (2008)

Meta data

Tags

Users

  • @dblp

Comments and Reviews