Пожалуйста, войдите в систему, чтобы принять участие в дискуссии (добавить собственные рецензию, или комментарий)
Цитировать эту публикацию
%0 Journal Article
%1 journals/jssc/XuKMNDOSCS22
%A Xu, Ziyue
%A Khalifa, Adam
%A Mittal, Ankit
%A Nasrollahpourmotlaghzanjani, Mehdi
%A Das, Diptashree
%A Onabajo, Marvin
%A Sun, Nian Xiang
%A Cash, Sydney S.
%A Shrivastava, Aatmesh
%D 2022
%J IEEE J. Solid State Circuits
%K dblp
%N 11
%P 3324-3335
%T A 30% Efficient High-Output Voltage Fully Integrated Self-Biased Gate RF Rectifier Topology for Neural Implants.
%U http://dblp.uni-trier.de/db/journals/jssc/jssc57.html#XuKMNDOSCS22
%V 57
@article{journals/jssc/XuKMNDOSCS22,
added-at = {2022-12-07T00:00:00.000+0100},
author = {Xu, Ziyue and Khalifa, Adam and Mittal, Ankit and Nasrollahpourmotlaghzanjani, Mehdi and Das, Diptashree and Onabajo, Marvin and Sun, Nian Xiang and Cash, Sydney S. and Shrivastava, Aatmesh},
biburl = {https://www.bibsonomy.org/bibtex/28f02c867bd07ec2693b97bebf7c70da3/dblp},
ee = {https://doi.org/10.1109/JSSC.2022.3180633},
interhash = {85776b3600e578afe49f08a885229ecd},
intrahash = {8f02c867bd07ec2693b97bebf7c70da3},
journal = {IEEE J. Solid State Circuits},
keywords = {dblp},
number = 11,
pages = {3324-3335},
timestamp = {2024-04-08T10:42:26.000+0200},
title = {A 30% Efficient High-Output Voltage Fully Integrated Self-Biased Gate RF Rectifier Topology for Neural Implants.},
url = {http://dblp.uni-trier.de/db/journals/jssc/jssc57.html#XuKMNDOSCS22},
volume = 57,
year = 2022
}