Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Conference Paper
%1 conf/ifip10-5/LallementPH01
%A Lallement, Christophe
%A Pêcheux, François
%A Hervé, Yannick
%B VLSI-SOC
%D 2001
%E Robert, Michel
%E Rouzeyre, Bruno
%E Piguet, Christian
%E Flottes, Marie-Lise
%I Kluwer
%K dblp
%P 349-360
%T A VHDL-AMS Case Study: The Incremental Design of an Efficient 3rd Generation MOS Model of a Deep Sub Micron Transistor.
%U http://dblp.uni-trier.de/db/conf/ifip10-5/ifip10-5-2001.html#LallementPH01
%V 218
%@ 1-4020-7148-5
@inproceedings{conf/ifip10-5/LallementPH01,
added-at = {2006-04-19T00:00:00.000+0200},
author = {Lallement, Christophe and Pêcheux, François and Hervé, Yannick},
biburl = {https://www.bibsonomy.org/bibtex/2733a548c1c41d1d960efaf5e217573c9/dblp},
booktitle = {VLSI-SOC},
crossref = {conf/ifip10-5/2001},
date = {2006-04-19},
description = {dblp},
editor = {Robert, Michel and Rouzeyre, Bruno and Piguet, Christian and Flottes, Marie-Lise},
interhash = {884f0a683df20a3d9458a3a7de97ee32},
intrahash = {733a548c1c41d1d960efaf5e217573c9},
isbn = {1-4020-7148-5},
keywords = {dblp},
pages = {349-360},
publisher = {Kluwer},
series = {IFIP Conference Proceedings},
timestamp = {2006-04-19T00:00:00.000+0200},
title = {A VHDL-AMS Case Study: The Incremental Design of an Efficient 3rd Generation MOS Model of a Deep Sub Micron Transistor.},
url = {http://dblp.uni-trier.de/db/conf/ifip10-5/ifip10-5-2001.html#LallementPH01},
volume = 218,
year = 2001
}
