Bitte melden Sie sich an um selbst Rezensionen oder Kommentare zu erstellen.
Zitieren Sie diese Publikation
Mehr Zitationsstile
- bitte auswählen -
%0 Conference Paper
%1 conf/ifip10-5/KessalBDBK01
%A Kessal, Lounis
%A Bourguiba, R.
%A Demigny, Didier
%A Boudouani, N.
%A Karabernou, Si Mahmoud
%B VLSI-SOC
%D 2001
%E Robert, Michel
%E Rouzeyre, Bruno
%E Piguet, Christian
%E Flottes, Marie-Lise
%I Kluwer
%K dblp
%P 75-86
%T Reconfigurable Architecture Using High Speed FPGA.
%U http://dblp.uni-trier.de/db/conf/ifip10-5/ifip10-5-2001.html#KessalBDBK01
%V 218
%@ 1-4020-7148-5
@inproceedings{conf/ifip10-5/KessalBDBK01,
added-at = {2010-07-21T16:11:54.000+0200},
author = {Kessal, Lounis and Bourguiba, R. and Demigny, Didier and Boudouani, N. and Karabernou, Si Mahmoud},
biburl = {https://www.bibsonomy.org/bibtex/2f37d0bd86b01e37ed35ef0b4a0559648/dblp},
booktitle = {VLSI-SOC},
crossref = {conf/ifip10-5/2001},
date = {2010-07-14},
editor = {Robert, Michel and Rouzeyre, Bruno and Piguet, Christian and Flottes, Marie-Lise},
interhash = {a403e414fec7b9c53cf531d94838af0e},
intrahash = {f37d0bd86b01e37ed35ef0b4a0559648},
isbn = {1-4020-7148-5},
keywords = {dblp},
pages = {75-86},
publisher = {Kluwer},
series = {IFIP Conference Proceedings},
timestamp = {2010-07-21T16:11:54.000+0200},
title = {Reconfigurable Architecture Using High Speed FPGA.},
url = {http://dblp.uni-trier.de/db/conf/ifip10-5/ifip10-5-2001.html#KessalBDBK01},
volume = 218,
year = 2001
}