Inproceedings,

A Verilog piecewise-linear analog behavior model for mixed-signal validation.

, and .
CICC, page 1-5. IEEE, (2013)

Meta data

Tags

Users

  • @dblp

Comments and Reviews