Article,

A Low-Spur and Low-Jitter Fractional-N Digital PLL Based on an Inverse-Constant-Slope DTC and FCW Subtractive Dithering.

, , , , , , , , and .
IEEE J. Solid State Circuits, 58 (12): 3320-3337 (December 2023)

Meta data

Tags

Users

  • @dblp

Comments and Reviews