Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Journal Article
%1 journals/jssc/DartizioTCBRCSLL23
%A Dartizio, Simone Mattia
%A Tesolin, Francesco
%A Castoro, Giacomo
%A Buccoleri, Francesco
%A Rossoni, Michele
%A Cherniak, Dmytro
%A Samori, Carlo
%A Lacaita, Andrea L.
%A Levantino, Salvatore
%D 2023
%J IEEE J. Solid State Circuits
%K dblp
%N 12
%P 3320-3337
%T A Low-Spur and Low-Jitter Fractional-N Digital PLL Based on an Inverse-Constant-Slope DTC and FCW Subtractive Dithering.
%U http://dblp.uni-trier.de/db/journals/jssc/jssc58.html#DartizioTCBRCSLL23
%V 58
@article{journals/jssc/DartizioTCBRCSLL23,
added-at = {2024-10-06T00:00:00.000+0200},
author = {Dartizio, Simone Mattia and Tesolin, Francesco and Castoro, Giacomo and Buccoleri, Francesco and Rossoni, Michele and Cherniak, Dmytro and Samori, Carlo and Lacaita, Andrea L. and Levantino, Salvatore},
biburl = {https://www.bibsonomy.org/bibtex/25c5c280f0313c5648a8b16b746a94d78/dblp},
ee = {https://doi.org/10.1109/JSSC.2023.3311681},
interhash = {b29dd4ae7a7737f02f498864d3bb586b},
intrahash = {5c5c280f0313c5648a8b16b746a94d78},
journal = {IEEE J. Solid State Circuits},
keywords = {dblp},
month = {December},
number = 12,
pages = {3320-3337},
timestamp = {2024-10-07T07:51:30.000+0200},
title = {A Low-Spur and Low-Jitter Fractional-N Digital PLL Based on an Inverse-Constant-Slope DTC and FCW Subtractive Dithering.},
url = {http://dblp.uni-trier.de/db/journals/jssc/jssc58.html#DartizioTCBRCSLL23},
volume = 58,
year = 2023
}