Inproceedings,
A 43pJ/Cycle Non-Volatile Microcontroller with 4.7μs Shutdown/Wake-up Integrating 2.3-bit/Cell Resistive RAM and Resilience Techniques.
T. Wu, B. Le, R. Radway, A. Bartolo, W. Hwang, S. Jeong, H. Li, P. Tandon, E. Vianello, P. Vivet, E. Nowak, M. Wootters, H. Wong, M. Aly, E. Beigné, and S. Mitra.ISSCC, page 226-228. IEEE, (2019)
Meta data
- BibTeX key
- conf/isscc/WuLRBHJLTVVNWWA19
- entry type
- inproceedings
- booktitle
- ISSCC
- year
- 2019
- pages
- 226-228
- publisher
- IEEE
- crossref
- conf/isscc/2019
- ee
- https://doi.org/10.1109/ISSCC.2019.8662402
- isbn
- 978-1-5386-8531-0
- url
- http://dblp.uni-trier.de/db/conf/isscc/isscc2019.html#WuLRBHJLTVVNWWA19
Tags
Users
Comments and Reviewsshow / hide
Cite this publication
More citation styles
- please select -%0 Conference Paper
%1 conf/isscc/WuLRBHJLTVVNWWA19
%A Wu, Tony F.
%A Le, Binh Q.
%A Radway, Robert M.
%A Bartolo, Andrew
%A Hwang, William
%A Jeong, Seungbin
%A Li, Haitong
%A Tandon, Pulkit
%A Vianello, Elisa
%A Vivet, Pascal
%A Nowak, Etienne
%A Wootters, Mary
%A Wong, H.-S. Philip
%A Aly, Mohamed M. Sabry
%A Beigné, Edith
%A Mitra, Subhasish
%B ISSCC
%D 2019
%I IEEE
%K dblp
%P 226-228
%T A 43pJ/Cycle Non-Volatile Microcontroller with 4.7μs Shutdown/Wake-up Integrating 2.3-bit/Cell Resistive RAM and Resilience Techniques.
%U http://dblp.uni-trier.de/db/conf/isscc/isscc2019.html#WuLRBHJLTVVNWWA19
%@ 978-1-5386-8531-0
@inproceedings{conf/isscc/WuLRBHJLTVVNWWA19,
added-at = {2024-10-06T00:00:00.000+0200},
author = {Wu, Tony F. and Le, Binh Q. and Radway, Robert M. and Bartolo, Andrew and Hwang, William and Jeong, Seungbin and Li, Haitong and Tandon, Pulkit and Vianello, Elisa and Vivet, Pascal and Nowak, Etienne and Wootters, Mary and Wong, H.-S. Philip and Aly, Mohamed M. Sabry and Beigné, Edith and Mitra, Subhasish},
biburl = {https://www.bibsonomy.org/bibtex/28cb3fe073ffa866ae91fcd49d4b0ced2/dblp},
booktitle = {ISSCC},
crossref = {conf/isscc/2019},
ee = {https://doi.org/10.1109/ISSCC.2019.8662402},
interhash = {d749e305e0121bbc36e49335509c86fa},
intrahash = {8cb3fe073ffa866ae91fcd49d4b0ced2},
isbn = {978-1-5386-8531-0},
keywords = {dblp},
pages = {226-228},
publisher = {IEEE},
timestamp = {2024-10-07T09:14:26.000+0200},
title = {A 43pJ/Cycle Non-Volatile Microcontroller with 4.7μs Shutdown/Wake-up Integrating 2.3-bit/Cell Resistive RAM and Resilience Techniques.},
url = {http://dblp.uni-trier.de/db/conf/isscc/isscc2019.html#WuLRBHJLTVVNWWA19},
year = 2019
}