Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Journal Article
%1 journals/corr/abs-1708-03518
%A Silva, Diego A.
%A Pereira, Eduardo B.
%A Nepomuceno, Erivelton G.
%D 2017
%J CoRR
%K dblp
%T Implementation of the Logistic Map with FPGA using 32 bits fixed point standard.
%U http://dblp.uni-trier.de/db/journals/corr/corr1708.html#abs-1708-03518
%V abs/1708.03518
@article{journals/corr/abs-1708-03518,
added-at = {2018-08-13T00:00:00.000+0200},
author = {Silva, Diego A. and Pereira, Eduardo B. and Nepomuceno, Erivelton G.},
biburl = {https://www.bibsonomy.org/bibtex/20789e35aaa0e235b1d85e0bc3077a161/dblp},
ee = {http://arxiv.org/abs/1708.03518},
interhash = {e23bd6efeda0c774f983c3adc66bc29d},
intrahash = {0789e35aaa0e235b1d85e0bc3077a161},
journal = {CoRR},
keywords = {dblp},
timestamp = {2018-08-14T12:00:08.000+0200},
title = {Implementation of the Logistic Map with FPGA using 32 bits fixed point standard.},
url = {http://dblp.uni-trier.de/db/journals/corr/corr1708.html#abs-1708-03518},
volume = {abs/1708.03518},
year = 2017
}