@dblp

A Wide Frequency Range, Small Area and Low Supply Memory Interface PLL Using a Process and Temperature Variation Aware Current Reference in 3 nm Gate-All Around CMOS.

, , , , , , , und . A-SSCC, Seite 1-3. IEEE, (2023)

Links und Ressourcen

Tags