Пожалуйста, войдите в систему, чтобы принять участие в дискуссии (добавить собственные рецензию, или комментарий)
Цитировать эту публикацию
%0 Conference Paper
%1 conf/iscas/DasRBBBRMBM24
%A Das, Sudipta
%A Riedel, Samuel
%A Bertuletti, Marco
%A Benini, Luca
%A Brunion, Moritz
%A Ryckaert, Julien
%A Myers, James
%A Biswas, Dwaipayan
%A Milojevic, Dragomir
%B ISCAS
%D 2024
%I IEEE
%K dblp
%P 1-5
%T 3D Partitioning with Pipeline Optimization for Low-Latency Memory Access in Many-Core SoCs.
%U http://dblp.uni-trier.de/db/conf/iscas/iscas2024.html#DasRBBBRMBM24
%@ 979-8-3503-3099-1
@inproceedings{conf/iscas/DasRBBBRMBM24,
added-at = {2024-07-16T00:00:00.000+0200},
author = {Das, Sudipta and Riedel, Samuel and Bertuletti, Marco and Benini, Luca and Brunion, Moritz and Ryckaert, Julien and Myers, James and Biswas, Dwaipayan and Milojevic, Dragomir},
biburl = {https://www.bibsonomy.org/bibtex/247f5061742f49b5627fbf432123563cb/dblp},
booktitle = {ISCAS},
crossref = {conf/iscas/2024},
ee = {https://doi.org/10.1109/ISCAS58744.2024.10558687},
interhash = {f2a0d5ee24663f1b1d2066b06e4d4df8},
intrahash = {47f5061742f49b5627fbf432123563cb},
isbn = {979-8-3503-3099-1},
keywords = {dblp},
pages = {1-5},
publisher = {IEEE},
timestamp = {2024-07-22T07:19:50.000+0200},
title = {3D Partitioning with Pipeline Optimization for Low-Latency Memory Access in Many-Core SoCs.},
url = {http://dblp.uni-trier.de/db/conf/iscas/iscas2024.html#DasRBBBRMBM24},
year = 2024
}