@dblp

Post-layout redundant wire insertion for fixing min-delay violations.

, and . ISCAS, page 1720-1723. IEEE, (2013)

Links and resources

Tags