@dblp

Adapting instruction level parallelism for optimizing leakage in VLIW architectures.

, , , and . LCTES, page 275-283. ACM, (2003)

Links and resources

Tags