@dblp

Dual-rail active protection system against side-channel analysis in FPGAs.

, and . ASAP, page 64-65. IEEE Computer Society, (2015)

Links and resources

Tags