Zusammenfassung

As bus lengths on multi-hundred-million transistor SOCs (Systems-On-a-Chip) grow and as inter-wire capacitances of sub-0.10u technologies increase, the resulting high switching capacitances of buses (and interconnects in general) have a non-negligible impact on the power consumption of a whole SOC. In this paper, we address this problem by introducing our bus encoding technique 'ADES' that minimizes the power consumption of data buses through a dictiona-based encoding technique. We show that...

Links und Ressourcen

Tags

Community

  • @derkling
  • @dblp
@derklings Tags hervorgehoben