@dblp

A 2-V 3.7-mW delay locked-loop using recycling integrator correlators for a 5-Mcps DS-CDMA demodulator.

, , , , and . CICC, page 35-38. IEEE, (2000)

Links and resources

Tags