@dblp

Energy-Aware Interconnect Optimization for a Coarse Grained Reconfigurable Processor.

, , , , und . VLSI Design, Seite 201-207. IEEE Computer Society, (2008)

Links und Ressourcen

Tags