@dblp

A 81nW Error Amplifier Design for Ultra Low Leakage Retention Mode Operation of 4Mb SRAM Array in 40nm LSTP Technology.

, and . SoCC, page 203-208. IEEE, (2018)

Links and resources

Tags