%0 Conference Paper %1 liping07memory %A Xue, Liping %A Ozturk, Ozcan %A Kandemir, Mahmut %B DAC '07: Proceedings of the 44th annual Design Automation Conference %C New York, NY, USA %D 2007 %I ACM %K PhD_Biblio PhD_Overview code-parallelization %P 230--233 %R http://doi.acm.org/10.1145/1278480.1278536 %T A memory-conscious code parallelization scheme %U http://portal.acm.org/citation.cfm?id=1278536 %X While there have been considerable work in the last couple of years for architecting embedded chip multiprocessors, programming and compiler support required for them took relatively less attention. Our goal in this paper is to show that conventional compiler-directed code parallelization used in high performance computing is not very suitable for embedded chip multiprocessors where minimizing memory space requirements is an important issue. We propose and evaluate a novel memory-conscious loop parallelization strategy with the objective of minimizing the data memory requirements of processors. The proposed approach, which is formulated as a branch-and-bound problem, accomplishes its objective by being careful in selecting the loops to parallelize in a given loop nest. %@ 978-1-59593-627-1

@inproceedings{liping07memory, abstract = {While there have been considerable work in the last couple of years for architecting embedded chip multiprocessors, programming and compiler support required for them took relatively less attention. Our goal in this paper is to show that conventional compiler-directed code parallelization used in high performance computing is not very suitable for embedded chip multiprocessors where minimizing memory space requirements is an important issue. We propose and evaluate a novel memory-conscious loop parallelization strategy with the objective of minimizing the data memory requirements of processors. The proposed approach, which is formulated as a branch-and-bound problem, accomplishes its objective by being careful in selecting the loops to parallelize in a given loop nest.}, added-at = {2010-01-19T16:49:49.000+0100}, address = {New York, NY, USA}, author = {Xue, Liping and Ozturk, Ozcan and Kandemir, Mahmut}, biburl = {https://www.bibsonomy.org/bibtex/2e32b992f45a6c86a3c67554cb9e99776/derkling}, booktitle = {DAC '07: Proceedings of the 44th annual Design Automation Conference}, description = {A memory-conscious code parallelization scheme}, doi = {http://doi.acm.org/10.1145/1278480.1278536}, interhash = {a739417368ff5812f429d1a3d2793d9f}, intrahash = {e32b992f45a6c86a3c67554cb9e99776}, isbn = {978-1-59593-627-1}, keywords = {PhD_Biblio PhD_Overview code-parallelization}, location = {San Diego, California}, pages = {230--233}, publisher = {ACM}, timestamp = {2010-01-19T16:49:49.000+0100}, title = {A memory-conscious code parallelization scheme}, url = {http://portal.acm.org/citation.cfm?id=1278536}, year = 2007 }