Inproceedings,

Precise timing verification of logic circuits under combined delay model.

, , and .
ICCAD, page 526-529. IEEE Computer Society / ACM, (1992)

Meta data

Tags

Users

  • @dblp

Comments and Reviews