Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Conference Paper
%1 conf/ispass/BellBJSGTCBT06
%A Jr., Robert H. Bell
%A Bhatia, Rajiv R.
%A John, Lizy K.
%A Stuecheli, Jeff
%A Griswell, John
%A Tu, Paul
%A Capps, Louis
%A Blanchard, Anton
%A Thai, Ravel
%B ISPASS
%D 2006
%I IEEE Computer Society
%K dblp
%P 154-165
%T Automatic testcase synthesis and performance model validation for high performance PowerPC processors.
%U http://dblp.uni-trier.de/db/conf/ispass/ispass2006.html#BellBJSGTCBT06
%@ 1-4244-0186-0
@inproceedings{conf/ispass/BellBJSGTCBT06,
added-at = {2023-03-24T00:00:00.000+0100},
author = {Jr., Robert H. Bell and Bhatia, Rajiv R. and John, Lizy K. and Stuecheli, Jeff and Griswell, John and Tu, Paul and Capps, Louis and Blanchard, Anton and Thai, Ravel},
biburl = {https://www.bibsonomy.org/bibtex/26f0d60a36aa3baf1b60e95c2628ad1f8/dblp},
booktitle = {ISPASS},
crossref = {conf/ispass/2006},
ee = {https://doi.ieeecomputersociety.org/10.1109/ISPASS.2006.1620800},
interhash = {853a105ddbd428825bea6f4904e82c75},
intrahash = {6f0d60a36aa3baf1b60e95c2628ad1f8},
isbn = {1-4244-0186-0},
keywords = {dblp},
pages = {154-165},
publisher = {IEEE Computer Society},
timestamp = {2024-04-10T19:19:54.000+0200},
title = {Automatic testcase synthesis and performance model validation for high performance PowerPC processors.},
url = {http://dblp.uni-trier.de/db/conf/ispass/ispass2006.html#BellBJSGTCBT06},
year = 2006
}