Bitte melden Sie sich an um selbst Rezensionen oder Kommentare zu erstellen.
Zitieren Sie diese Publikation
Mehr Zitationsstile
- bitte auswählen -
%0 Conference Paper
%1 conf/hpca/AroraMPJT15
%A Arora, Manish
%A Manne, Srilatha
%A Paul, Indrani
%A Jayasena, Nuwan
%A Tullsen, Dean M.
%B HPCA
%D 2015
%I IEEE Computer Society
%K dblp
%P 366-377
%T Understanding idle behavior and power gating mechanisms in the context of modern benchmarks on CPU-GPU Integrated systems.
%U http://dblp.uni-trier.de/db/conf/hpca/hpca2015.html#AroraMPJT15
%@ 978-1-4799-8930-0
@inproceedings{conf/hpca/AroraMPJT15,
added-at = {2023-09-30T00:00:00.000+0200},
author = {Arora, Manish and Manne, Srilatha and Paul, Indrani and Jayasena, Nuwan and Tullsen, Dean M.},
biburl = {https://www.bibsonomy.org/bibtex/2775c46ba609d013ab33bb62b1fe72e9e/dblp},
booktitle = {HPCA},
crossref = {conf/hpca/2015},
ee = {https://doi.ieeecomputersociety.org/10.1109/HPCA.2015.7056047},
interhash = {d0c8d7517f012ed2ccbe03def911c60e},
intrahash = {775c46ba609d013ab33bb62b1fe72e9e},
isbn = {978-1-4799-8930-0},
keywords = {dblp},
pages = {366-377},
publisher = {IEEE Computer Society},
timestamp = {2024-04-10T06:34:53.000+0200},
title = {Understanding idle behavior and power gating mechanisms in the context of modern benchmarks on CPU-GPU Integrated systems.},
url = {http://dblp.uni-trier.de/db/conf/hpca/hpca2015.html#AroraMPJT15},
year = 2015
}