( en | de | ru )

 

Disambiguation of "Luo, Yandong"

Author of the publication

copydeleteadd this publication to your clipboard
RAWAtten: Reconfigurable Accelerator for Window Attention in Hierarchical Vision Transformers.

, , and . DATE, page 1-6. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yandong Tang

Yandong Mao

Yandong Tang

Yandong Lu

Yandong Bai

 

Other publications of authors with the same name

A Runtime Reconfigurable Design of Compute-in-Memory based Hardware Accelerator., , , , and . DATE, page 932-937. IEEE, (2021)RAWAtten: Reconfigurable Accelerator for Window Attention in Hierarchical Vision Transformers., , and . DATE, page 1-6. IEEE, (2023)Benchmark Non-volatile and Volatile Memory Based Hybrid Precision Synapses for In-situ Deep Neural Network Training., and . ASP-DAC, page 422-427. IEEE, (2020)Energy-efficient On-chip Deep Neural Network (DNN) Inference and Training with Emerging Non-volatile Memory Technologies.. Georgia Institute of Technology, Atlanta, GA, USA, (2024)base-search.net (ftgeorgiatech:oai:repository.gatech.edu:1853/75066).Robot Chain Based Self-organizing Search Method of Swarm Robotics., , , , , and . ICIC (1), volume 10954 of Lecture Notes in Computer Science, page 136-146. Springer, (2018)A Runtime Reconfigurable Design of Compute-in-Memory-Based Hardware Accelerator for Deep Learning Inference., , , , and . ACM Trans. Design Autom. Electr. Syst., 26 (6): 45:1-45:18 (2021)A Variation Robust Inference Engine Based on STT-MRAM with Parallel Read-Out., , , , , , , and . ISCAS, page 1-5. IEEE, (2020)MLP+NeuroSimV3.0: Improving On-chip Learning Performance with Device to Algorithm Optimizations., , and . ICONS, page 1:1-1:7. ACM, (2019)Performance Benchmarking of Spin-Orbit Torque Magnetic RAM (SOT-MRAM) for Deep Neural Network (DNN) Accelerators., , , , , , , , and . IMW, page 1-4. IEEE, (2022)A FeRAM based Volatile/Non-volatile Dual-mode Buffer Memory for Deep Neural Network Training., , and . DATE, page 1871-1876. IEEE, (2021)