( en | de | ru )

 

Disambiguation of "Jo, Youngmin"

Author of the publication

copydeleteadd this publication to your clipboard
Workload-aware Automatic Parallelization for Multi-GPU DNN Training.

, , , , , and . CoRR, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Youngmin Kim

Youngmin Ha

Jo Baier

Changyeon Jo

Il Jo

 

Other publications of authors with the same name

Workload-aware Automatic Parallelization for Multi-GPU DNN Training., , , , , and . CoRR, (2018)Low-Latency Lightweight Streaming Speech Recognition with 8-Bit Quantized Simple Gated Convolutional Neural Networks., , , and . ICASSP, page 1803-1807. IEEE, (2020)Workload-aware Automatic Parallelization for Multi-GPU DNN Training., , , , , and . ICASSP, page 1453-1457. IEEE, (2019)A 512Gb 3-bit/Cell 3D 6th-Generation V-NAND Flash Memory with 82MB/s Write Throughput and 1.2Gb/s Interface., , , , , , , , , and 39 other author(s). ISSCC, page 216-218. IEEE, (2019)A Hybrid ZQ Calibration Design for High-Density Flash Memory Toggle 5.0 High-speed Interface., , , , , , , , , and 3 other author(s). A-SSCC, page 1-2. IEEE, (2021)A 1.8 Gb/s/pin 16Tb NAND Flash Memory Multi-Chip Package with F-Chip of Toggle 4.0 Specification for High Performance and High Capacity Storage Systems., , , , , , , , , and 16 other author(s). VLSI Circuits, page 1-2. IEEE, (2020)A 3.0 Gb/s/pin 4th generation F-chip with Toggle 5.0 Specification for 16Tb NAND Flash Memory Multi chip Package., , , , , , , , , and 20 other author(s). VLSI Technology and Circuits, page 1-2. IEEE, (2023)