( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A quick and inexpensive method to identify false critical paths using ATPG techniques: an experiment with a PowerPCTM microprocessor.

, , и . CICC, стр. 71-74. IEEE, (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Jayanta Mondal

Jayanta Chatterjee

Jayanta Chattopadhyay

Jayanta Das

Marlies Luszik-Bhadra

 

Другие публикации лиц с тем же именем

Modeling and verification of industrial flash memories., , , и . ISQED, стр. 705-712. IEEE, (2010)Striking a balance between SoC security and debug requirements., и . SoCC, стр. 368-373. IEEE, (2016)A kernel-based approach for functional test program generation., , и . ITC, стр. 164-173. IEEE Computer Society, (2010)On application of data mining in functional debug., , , и . ICCAD, стр. 670-675. IEEE, (2014)Directed Micro-architectural Test Generation for an Industrial Processor: A Case Study., , , и . MTV, стр. 33-36. IEEE Computer Society, (2006)Introduction to special section on verification challenges in the concurrent world., , , , и . ACM Trans. Design Autom. Electr. Syst., 17 (3): 19:1-19:3 (2012)An intelligent analysis of Iddq data for chip classification in very deep-submicron (VDSM) CMOS technology., , , , и . ASP-DAC, стр. 163-168. IEEE, (2012)Learning to Produce Direct Tests for Security Verification Using Constrained Process Discovery., , , и . DAC, стр. 34:1-34:6. ACM, (2017)A Mechanized Refinement Framework for Analysis of Custom Memories., и . FMCAD, стр. 239-242. IEEE Computer Society, (2007)A language formalism for verification of PowerPCTM custom memories using compositions of abstract specifications., , , и . HLDVT, стр. 134-141. IEEE Computer Society, (2001)