Author of the publication

A Methodology for Automated Verification of Synthesized RTL Designs and Its Integration with a High-Level Synthesis Tool.

, and . FMCAD, volume 1522 of Lecture Notes in Computer Science, page 204-221. Springer, (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Finite state machine verification on MIMD machines., and . EURO-DAC, page 514-520. IEEE Computer Society Press, (1992)Topology synthesis of analog circuits based on adaptively generated building blocks., and . DAC, page 44-49. ACM, (2008)An efficient algorithm for finding empty space for online FPGA placement., and . DAC, page 960-965. ACM, (2004)Throughput Optimization with Design Space Exploration During Partitioning for Multi-FPGA Architectures., and . FPGA, page 253. ACM, (1999)Interconnect Synthesis for Reconfigurable Multi-FPGA Architectures., , , and . IPPS/SPDP Workshops, volume 1586 of Lecture Notes in Computer Science, page 588-596. Springer, (1999)Moment-driven coupling-aware routing methodology., and . ACM Great Lakes Symposium on VLSI, page 390-395. ACM, (2005)Accuracy driven performance macromodeling of feasible regions during synthesis of analog circuits., , and . ACM Great Lakes Symposium on VLSI, page 482-487. ACM, (2005)LiPaR: A light-weight parallel router for FPGA-based networks-on-chip., , , and . ACM Great Lakes Symposium on VLSI, page 452-457. ACM, (2005)Analysis of the Satisfiability Attack Against Logic Encryption Using Synthetic Benchmarks., , and . iSES, page 445-450. IEEE, (2022)Simulation based architectural power estimation for PLA-based controllers., and . ISLPED, page 121-124. IEEE, (1996)