( en | de | ru )

 

Disambiguation of "Vemuri, Ranga"

Author of the publication

copydeleteadd this publication to your clipboard
A Methodology for Automated Verification of Synthesized RTL Designs and Its Integration with a High-Level Synthesis Tool.

, and . FMCAD, volume 1522 of Lecture Notes in Computer Science, page 204-221. Springer, (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Janki Rangatia

Sripriya Rangarajan

Kiril Rangatscheff

Hiranmayi Ranganathan

Palani Murugan Rangasamy

 

Other publications of authors with the same name

An efficient algorithm for finding empty space for online FPGA placement., and . DAC, page 960-965. ACM, (2004)Topology synthesis of analog circuits based on adaptively generated building blocks., and . DAC, page 44-49. ACM, (2008)Mitigating information leakage during critical communication using S*FSM., and . IET Comput. Digit. Tech., 13 (4): 292-301 (2019)Dynamic Characteristics of Power Gating During Mode Transition., , and . IEEE Trans. Very Large Scale Integr. Syst., 19 (2): 237-249 (2011)Finite state machine verification on MIMD machines., and . EURO-DAC, page 514-520. IEEE Computer Society Press, (1992)Battery-efficient task execution on portable reconfigurable computing., , and . SoCC, page 237-240. IEEE, (2004)A Decomposition-based Symbolic Analysis Method for Analog Synthesis from Behavioral Specifications., and . VLSI, volume 162 of IFIP Conference Proceedings, page 305-317. Kluwer, (1999)Adaptive Sampling and Modeling of Analog Circuit Performance Parameters., , and . VLSI-SOC, page 142-. Technische Universität Darmstadt, Insitute of Microelectronic Systems, (2003)MSL: A High-Level Language for Parameterized Analog and Mixed Signal Layout Generators., and . VLSI-SOC, page 416-421. Technische Universität Darmstadt, Insitute of Microelectronic Systems, (2003)Throughput Optimization with Design Space Exploration During Partitioning for Multi-FPGA Architectures., and . FPGA, page 253. ACM, (1999)