( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Directed Micro-architectural Test Generation for an Industrial Processor: A Case Study.

, , , и . MTV, стр. 33-36. IEEE Computer Society, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Jayanta Mondal

Jayanta Chatterjee

Jayanta Chattopadhyay

Jayanta Das

Marlies Luszik-Bhadra

 

Другие публикации лиц с тем же именем

Learning to Produce Direct Tests for Security Verification Using Constrained Process Discovery., , , и . DAC, стр. 34:1-34:6. ACM, (2017)An intelligent analysis of Iddq data for chip classification in very deep-submicron (VDSM) CMOS technology., , , , и . ASP-DAC, стр. 163-168. IEEE, (2012)Introduction to special section on verification challenges in the concurrent world., , , , и . ACM Trans. Design Autom. Electr. Syst., 17 (3): 19:1-19:3 (2012)Enhancing signal controllability in functional test-benches through automatic constraint extraction., , и . ITC, стр. 1-10. IEEE Computer Society, (2007)Speeding up bounded sequential equivalence checking with cross-timeframe state-pair constraints from data learning., , и . ITC, стр. 1-8. IEEE Computer Society, (2009)Full chip false timing path identification: applications to the PowerPCTM microprocessors., , , и . DATE, стр. 514-519. IEEE Computer Society, (2001)A Mechanized Refinement Framework for Analysis of Custom Memories., и . FMCAD, стр. 239-242. IEEE Computer Society, (2007)Simulation of a Heterogeneous System at Multiple Levels of Abstraction Using Rendezvous Based Modeling., , , , и . MTV, стр. 3-8. IEEE Computer Society, (2009)A language formalism for verification of PowerPCTM custom memories using compositions of abstract specifications., , , и . HLDVT, стр. 134-141. IEEE Computer Society, (2001)Striking a balance between SoC security and debug requirements., и . SoCC, стр. 368-373. IEEE, (2016)