( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
FBICM: Efficient Congestion Management for High-Performance Networks Using Distributed Deterministic Routing.

, , , , и . HiPC, том 5374 из Lecture Notes in Computer Science, стр. 503-517. Springer, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Javier Becerril-García

Javier García Alonso

Javier Otoniel García Saavedra

Pedro Pablo Rojas García

Javier Otoniel García Saavedra

 

Другие публикации лиц с тем же именем

ICARO: Congestion isolation in networks-on-chip., , и . NOCS, стр. 159-166. IEEE, (2014)Combining HoL-blocking avoidance and differentiated services in high-speed interconnects., , , , , , и . HiPC, стр. 1-10. IEEE Computer Society, (2014)Efficient Queuing Schemes for HoL-Blocking Reduction in Dragonfly Topologies with Minimal-Path Routing., , , и . CLUSTER, стр. 817-824. IEEE Computer Society, (2015)Combining Congested-Flow Isolation and Injection Throttling in HPC Interconnection Networks., , , , , , , и . ICPP, стр. 662-672. IEEE Computer Society, (2011)Evaluation of Alternative Arbitration Policies for Myrinet Switches., , , , и . IPDPS, IEEE Computer Society, (2002)An Effective Queuing Scheme to Provide Slim Fly Topologies with HoL Blocking Reduction and Deadlock Freedom for Minimal-Path Routing., , , , и . HiPINEB@HPCA, стр. 25-32. IEEE Computer Society, (2017)Path2SL: Optimizing Head-of-Line Blocking Reduction in InfiniBand-Based Fat-Tree Networks., , , , и . Hot Interconnects, стр. 5-8. IEEE, (2019)On the Impact of Routing Algorithms in the Effectiveness of Queuing Schemes in High-Performance Interconnection Networks., , , и . Hot Interconnects, стр. 65-72. IEEE Computer Society, (2017)Hybrid Congestion Control for BXI-Based Interconnection Networks., , , , , и . Euro-Par (2), том 14802 из Lecture Notes in Computer Science, стр. 242-256. Springer, (2024)Modeling a switch architecture with virtual output queues and virtual channels in HPC-systems simulators., , , , и . HPCS, стр. 380-386. IEEE, (2016)