( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A BIST Circuit for IDDQ Tests.

, , , , , и . Asian Test Symposium, стр. 390-395. IEEE Computer Society, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Naotomo Miura

Kota Miura

Yuzuru Miura

 

Другие публикации лиц с тем же именем

Development of FF Circuits for Measures Against Power Supply Noise., , и . IOLTS, стр. 48-51. IEEE, (2019)Current Testable Design of Resistor String DACs., , , , и . ATS, стр. 399-403. IEEE, (2007)Dual Edge Triggered Flip-Flops for Noise Blocking and Application to Signal Delay Detection., и . Asian Test Symposium, стр. 119-124. IEEE Computer Society, (2012)Simulation of resistive bridging fault to minimize the presence of intermediate voltage and oscillation in CMOS circuits., , и . Asian Test Symposium, стр. 120-124. IEEE Computer Society, (2000)Hybrid Rocket Engine Design Using Pairwise Ranking Surrogate-assisted Differential Evolution., , , и . GECCO Companion, стр. 1956-1962. ACM, (2023)Differential Evolution Using Surrogate Model Based on Pairwise Ranking Estimation for Constrained Optimization Problems., , и . SCIS/ISIS, стр. 1-6. IEEE, (2022)A built-in test for functional testing in semiconductor random access memory., , и . Syst. Comput. Jpn., 18 (9): 64-73 (1987)Built - in concurrent testing for semiconductor random access memories by concurrently testing cells on a word-line., , и . Syst. Comput. Jpn., 19 (6): 50-62 (1988)A noise-tolerant master-slave flip-flop., и . IOLTS, стр. 55-61. IEEE, (2014)Real-Time Current Testing for A/D Converters.. IEEE Des. Test Comput., 13 (2): 34-41 (1996)