Author of the publication

A 14-bit 250MS/s digital to analog converter with binary weighted Redundant Signed Digit coding.

, , , and . ISCAS, page 3345-3348. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Mismatch Insensitive Double-Sampling Quadrature Bandpass SigmaDelta Modulation., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 54-I (12): 2599-2607 (2007)Quadrature Mismatch Shaping Techniques for Fully Differential Circuits., , and . ISCAS, page 3614-3617. IEEE, (2007)Quadrature mismatch shaping with a complex, tree structured DAC., , , and . ISCAS, IEEE, (2006)Redundant signed digit coding in binary weighted DACs., , and . ICECS, page 862-865. IEEE, (2008)Multiple storage adaptive multi-trees., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 9 (3): 248-252 (1990)STF behaviour in a CT ΔΣ modulator., , , and . ICECS, page 1-4. IEEE, (2005)A Describing Function Study of Saturated Quantization and Its Application to the Stability Analysis of Multi-Bit Sigma Delta Modulators., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 60-I (7): 1740-1752 (2013)Dynamic element matching for pipelined A/D conversion., and . ICECS, page 315-318. IEEE, (1998)Nyquist criterion based design of continuous time Sigma Delta modulators., , and . ISCAS, IEEE, (2006)An Unconstrained Architecture for High-Order Sigma Delta Force-Feedback Inertial Sensors., , and . ISCAS, page 3063-3066. IEEE, (2007)