( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
An Efficient and Low-Power MLP Accelerator Architecture Supporting Structured Pruning, Sparse Activations and Asymmetric Quantization for Edge Computing.

, , и . AICAS, стр. 1-5. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Shaul Dar

Cheng-Dar Yue

Altaf Ahmad Dar

Maureen Dar Iang

Haishi Huang

 

Другие публикации лиц с тем же именем

Cycle-time-aware sequential way-access set-associative cache for low energy consumption., , и . APCCAS, стр. 854-857. IEEE, (2008)Latency-optimization synthesis with module selection for digital microfluidic biochips., , и . SoCC, стр. 159-164. IEEE, (2013)Tutorial: Digital microfluidic biochips: Towards hardware/software co-design and cyber-physical system integration., , и . SoCC, стр. 316-317. IEEE, (2013)Reactant Minimization in Sample Preparation on Digital Microfluidic Biochips., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 34 (9): 1429-1440 (2015)Storage-Aware Algorithms for Dilution and Mixture Preparation With Flow-Based Lab-on-Chip., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (4): 816-829 (2020)Dilution and Mixing Algorithms for Flow-Based Microfluidic Biochips., , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (4): 614-627 (2017)A Precise Bandwidth Control Arbitration Algorithm for Hard Real-Time SoC Buses., , , и . ASP-DAC, стр. 165-170. IEEE Computer Society, (2007)Fault Dictionary Size Reduction for Million-Gate Large Circuits., и . ASP-DAC, стр. 829-834. IEEE Computer Society, (2007)Layer-Aware Design Partitioning for Vertical Interconnect Minimization., , и . ISVLSI, стр. 144-149. IEEE Computer Society, (2011)Architectural Synthesis Frameworks on Distributed Register-File Microarchitecture Family., и . ISVLSI, стр. 369-370. IEEE Computer Society, (2011)