From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Compilation for Distributed Memory Architectures., и . The Compiler Design Handbook, CRC Press, (2002)TaPEr: tackling power emergencies in the dark silicon era by exploiting resource scalability., , и . Conf. Computing Frontiers, стр. 16:1-16:8. ACM, (2015)Adaptive prefetching for shared cache based chip multiprocessors., , и . DATE, стр. 773-778. IEEE, (2009)FUSE: Fusing STT-MRAM into GPUs to Alleviate Off-Chip Memory Access Overheads., , и . HPCA, стр. 426-439. IEEE, (2019)Performance aware secure code partitioning., , и . DATE, стр. 1122-1127. EDA Consortium, San Jose, CA, USA, (2007)Memory bank aware dynamic loop scheduling., , , и . DATE, стр. 1671-1676. EDA Consortium, San Jose, CA, USA, (2007)Using data replication to reduce communication energy on chip multiprocessors., , , и . ASP-DAC, стр. 769-772. ACM Press, (2005)Optimizing embedded applications using programmer-inserted hints., и . ASP-DAC, стр. 157-160. ACM Press, (2005)Leveraging value locality for efficient design of a hybrid cache in multicore processors., , , и . ICCAD, стр. 1-8. IEEE, (2017)Optimising power efficiency in trace cache fetch unit., , , и . IET Comput. Digit. Tech., 1 (4): 334-348 (2007)